Silicon photonics has developed rapidly in recent years, which has received widespread attention due to the fact that it can overcome the bandwidth bottleneck in optical communications.
Read More
8Tbps of bandwidth using 64 electrical lanes and incorporates an integrated liquid-cooled cold plate capable of supporting 400W+ module power consumption. Graphics processing unit (GPU) computing clusters, which serve as the basic architecture to support AI, ML, and similar applications, raise higher requirements for network transmission than central processing unit (CPU) common computing clusters. While the industry-standard OSFP (Octal Small Form-Factor Pluggable) module has successfully enabled 400Gbps, 800Gbps, and 1. 8 Tbps liquid cooled optics module that it says will help address the power and performance needed for AI data center network development. With the rapid development of AI, HPC (High-Performance Computing), and 5G, the power density of data centers has increased dramatically. " In this framework, network iteration commences with high-performance GPU scenarios to address premier business demands and subsequently broadens its support to encompass more general scenarios.
Read More
The 800G optical transceiver module are designed with SiFotonics silicon photonics modulators, Ge/Si photodetectors, high performance analog driver and trans-impedance amplifier ICs, with industry leading high bandwidth, extra gain and equalization, supporting transmission. LOS ANGELES, March 23, 2026 — A group of networking, semiconductor, and optics companies have formed the 400G Optical MSA (400 Gbps Optical Multi-Source Agreement) to develop the specifications for the optical interfaces necessary to enable a broad ecosystem of interoperable solutions. Silicon photonics has been the « new kid on the block » in the photonics industry. Each new generation of optical modules is backwards-compatible with the previous-generation technology. Ge-based PDs show high saturated responsivity, high bandwidth and low dark current at moderate reverse bias. This post provides an overview of the various functional blocks needed to build cables and transceivers using silicon photonics chips.
Read More
By integrating optical engines closer to switch ASICs and GPUs through advanced packaging approaches such as 2. Co-packaged optics (CPO) technology, a key enabler for next-generation data center architectures, promises unprecedented bandwidth density and power efficiency by tightly integrating optical engines with switch silicon. This paper explores the evolution of CPO performance from various perspectives, including fan-out wafer level. This technology can immediately boost today's AI/ML compute power to train larger neural networks that can perform more complex tasks. As trillion‑parameter models scale across thousands of GPUs, the limits of electrical interconnects are no longer theoretical; they are active barriers to system performance, energy efficiency, and operational cost. At the 22nd IMAPS Device Packaging Conference (DPC 2026), held March 2–5, 2026, in.
Read More
There are mainly two categories of fiber-to-chip optical coupling: off-plane coupling and in-plane coupling. Silicon photonics has drawn increasing attention in the past few decades and is a promising key technology for future daily applications due to its various merits including ultra-low cost, high integration density owing to the high refractive index of silicon, and compatibility with current. At FormFactor, our engineers have collaborated with IHP Microelectronics to develop the industry's first fully automated wafer-level edge coupling measurement system designed specifically for silicon photonic integrated circuits (PICs). The collaborations serve to integrate various software platforms and capabilities into TSMC's platform.
Read More+27 10 247 8396
+49 69 975 331 42
Unit 7, Summit Place, 21 Summit Rd, Midrand, Johannesburg, 1685, South Africa